Narrow Search
Category
Location
| Job Title | Location | Date Posted | |
|---|---|---|---|
| Principal Server Software Integration Engineer | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| CPU Emulation Engineer | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| Director, AI Platform Product Manager | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| Principal Software Architect | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| Sr. CPU Performance Modeling Architect | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| Technical Program Management/Staff | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| Thermal Engineer | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| SOC Platform Architect | ^company_name^ |
Santa Clara, CA
|
3/13/2025 |
| Vice President, Global Strategic Accounts - Hyperscaler (Google) | ^company_name^ |
Santa Clara, CA
|
3/7/2025 |
| SoC Performance Architect | ^company_name^ |
Santa Clara, CA
|
3/28/2025 |
| CPU Performance & Power Analysis Engineer | ^company_name^ |
Santa Clara, CA
|
3/28/2025 |
| Principal Enterprise AI/ML Architect | ^company_name^ |
Santa Clara, CA
|
3/14/2025 |
| CPU Post-Silicon Validation Engineer - Multiple Levels (San Diego, Santa Clara, and Austin) | ^company_name^ |
Santa Clara, CA
|
3/17/2025 |
| SoC Performance Architect | ^company_name^ |
Santa Clara, CA
|
3/22/2025 |
| CPU DV Infrastructure Engineer | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| CPU Physical Design Clock Engineer | ^company_name^ |
Santa Clara, CA
|
3/14/2025 |
| Sr. ASIC Design Verification Engineer | ^company_name^ |
Santa Clara, CA
|
3/13/2025 |
| CPU Physical Electrical Analysis Engineer | ^company_name^ |
Santa Clara, CA
|
3/21/2025 |
| Sr. Staff CPU Physical Design CAD Engineer | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| SOC Infrastructure IP System HW Architect | ^company_name^ |
Santa Clara, CA
|
4/1/2025 |
| Senior LSF Cluster Support Engineer | ^company_name^ |
Santa Clara, CA
|
3/13/2025 |
| Graphics Performance Verification | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| Director, Technical Standards – RISC-V Software | ^company_name^ |
Santa Clara, CA
|
3/13/2025 |
| Gaming Developer Relations, Staff | ^company_name^ |
Santa Clara, CA
|
4/5/2025 |
| Senior or Staff Engineer - Reinforcement Learning and Planning for Autonomous Driving | ^company_name^ |
Santa Clara, CA
|
3/24/2025 |
| Signal and Power Integrity Engineer (Multiple Locations) | ^company_name^ |
Santa Clara, CA
|
3/21/2025 |
| Power Integrity Architect | ^company_name^ |
Santa Clara, CA
|
4/6/2025 |
| Staff Engineer, CPU Software Test Engineer (Server) - San Diego/Santa Clara | ^company_name^ |
Santa Clara, CA
|
3/27/2025 |
| Sr. Staff GPU Compiler Engineer - Multiple locations | ^company_name^ |
Santa Clara, CA
|
4/2/2025 |
| Engineer, Principal | ^company_name^ |
Santa Clara, CA
|
4/5/2025 |
| Staff Engineer – Connectivity | ^company_name^ |
Santa Clara, CA
|
4/4/2025 |
| Machine Learning Engineer | ^company_name^ |
Santa Clara, CA
|
4/2/2025 |
| Staff Machine Learning Compiler Engineer | ^company_name^ |
Santa Clara, CA
|
3/26/2025 |
| Wireless Systems Engineer | ^company_name^ |
Santa Clara, CA
|
4/2/2025 |
| Senior Networking and AI Software Engineer | ^company_name^ |
Santa Clara, CA
|
4/1/2025 |
| Senior Software Engineer - Connectivity SW Engineering | ^company_name^ |
Santa Clara, CA
|
4/1/2025 |
| Staff AI Software Engineer | ^company_name^ |
Santa Clara, CA
|
4/1/2025 |
| RF/Analog IC Design Engineer | ^company_name^ |
Santa Clara, CA
|
4/1/2025 |
| CPU DFT - Sr Engineer | ^company_name^ |
Santa Clara, CA
|
4/1/2025 |
| CPU Formal Verification Engineer | ^company_name^ |
Santa Clara, CA
|
3/31/2025 |
| DFT - SCL | ^company_name^ |
Santa Clara, CA
|
3/29/2025 |
| Sr.Staff SoC Lead design verification Engineer | ^company_name^ |
Santa Clara, CA
|
3/28/2025 |
| CPU Constraint Performance Modeling Engineer Lead | ^company_name^ |
Santa Clara, CA
|
3/28/2025 |
| Engineer, Senior | ^company_name^ |
Santa Clara, CA
|
3/28/2025 |
| Account Manager (PC OEMs), PC Compute | ^company_name^ |
Santa Clara, CA
|
3/28/2025 |
| Senior ASIC Design Verification Engineer | ^company_name^ |
Santa Clara, CA
|
3/28/2025 |
| Sr. Staff Engineer | ^company_name^ |
Santa Clara, CA
|
3/28/2025 |
| CPU Physical Design Lead | ^company_name^ |
Santa Clara, CA
|
3/27/2025 |
| Program Management (Software Engineering) Staff | ^company_name^ |
Santa Clara, CA
|
3/27/2025 |
| Staff Software Engineering – Linux Kernel | ^company_name^ |
Santa Clara, CA
|
3/27/2025 |
No jobs found using the supplied criteria.
